OVMS3-idf/components/soc/esp32
Ivan Grokhotkov 1618dbc9a5 soc/rtc: wait for frequency switch to complete
The fast path of CPU frequency switch function, used in DFS, was not
waiting for the frequency switch to complete when switching from XTAL
to PLL. This resulted in incorrect reads from peripherals on APB,
where two consecutive reads could return the same value. For example,
in esp_timer, read of FRC_COUNT_REG would return same value as the
preceding read of FRC_ALARM_REG, causing time to jump by the value of
FRC_ALARM_REG / apb_freq_mhz.
2018-03-20 18:27:32 +08:00
..
include/soc esp_adc_cal/Remove lookup table 2018-02-22 20:01:41 +08:00
test docs: add information about execution time of ULP instructions 2017-12-11 14:05:41 +08:00
cpu_util.c esp_restart: fix possible race while stalling other CPU, enable WDT early 2017-10-26 19:53:53 +08:00
i2c_apll.h soc: add source code of rtc_clk, rtc_pm 2017-04-11 15:45:54 +08:00
i2c_bbpll.h soc: add source code of rtc_clk, rtc_pm 2017-04-11 15:45:54 +08:00
i2c_rtc_clk.h soc: add source code of rtc_clk, rtc_pm 2017-04-11 15:45:54 +08:00
rtc_clk.c soc/rtc: wait for frequency switch to complete 2018-03-20 18:27:32 +08:00
rtc_init.c esp_adc_cal/Add eFuse functionality 2018-02-13 21:22:48 +08:00
rtc_pm.c soc: add source code of rtc_clk, rtc_pm 2017-04-11 15:45:54 +08:00
rtc_sleep.c soc/rtc: add function to get/set VDDSDIO configuration 2017-11-03 15:49:09 +08:00
rtc_time.c soc/rtc: add a function to wait for slow clock cycle 2017-10-26 19:53:53 +08:00
soc_log.h soc: add source code of rtc_clk, rtc_pm 2017-04-11 15:45:54 +08:00
soc_memory_layout.c Add logic to make external RAM usable with malloc() 2017-09-28 17:17:50 +08:00