2016-12-29 09:29:14 +00:00
// Copyright 2015-2016 Espressif Systems (Shanghai) PTE LTD
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
// http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
# ifndef _DRIVER_I2S_H_
# define _DRIVER_I2S_H_
# include "esp_err.h"
# include <esp_types.h>
# include "soc/soc.h"
2019-05-13 10:02:45 +00:00
# include "soc/gpio_periph.h"
# include "soc/i2s_periph.h"
# include "soc/rtc_periph.h"
2019-03-14 09:29:32 +00:00
# include "esp32/rom/gpio.h"
2016-12-29 09:29:14 +00:00
# include "esp_attr.h"
# include "esp_intr_alloc.h"
# include "driver/periph_ctrl.h"
2017-08-23 15:12:56 +00:00
# include "driver/adc.h"
2016-12-29 09:29:14 +00:00
# include "freertos/semphr.h"
# ifdef __cplusplus
extern " C " {
# endif
/**
* @ brief I2S bit width per sample .
*
*/
typedef enum {
I2S_BITS_PER_SAMPLE_8BIT = 8 , /*!< I2S bits per sample: 8-bits*/
I2S_BITS_PER_SAMPLE_16BIT = 16 , /*!< I2S bits per sample: 16-bits*/
I2S_BITS_PER_SAMPLE_24BIT = 24 , /*!< I2S bits per sample: 24-bits*/
I2S_BITS_PER_SAMPLE_32BIT = 32 , /*!< I2S bits per sample: 32-bits*/
} i2s_bits_per_sample_t ;
2017-02-06 06:11:11 +00:00
/**
* @ brief I2S channel .
*
*/
typedef enum {
I2S_CHANNEL_MONO = 1 , /*!< I2S 1 channel (mono)*/
I2S_CHANNEL_STEREO = 2 /*!< I2S 2 channel (stereo)*/
} i2s_channel_t ;
2016-12-29 09:29:14 +00:00
/**
* @ brief I2S communication standard format
*
*/
typedef enum {
I2S_COMM_FORMAT_I2S = 0x01 , /*!< I2S communication format I2S*/
I2S_COMM_FORMAT_I2S_MSB = 0x02 , /*!< I2S format MSB*/
I2S_COMM_FORMAT_I2S_LSB = 0x04 , /*!< I2S format LSB*/
I2S_COMM_FORMAT_PCM = 0x08 , /*!< I2S communication format PCM*/
I2S_COMM_FORMAT_PCM_SHORT = 0x10 , /*!< PCM Short*/
I2S_COMM_FORMAT_PCM_LONG = 0x20 , /*!< PCM Long*/
} i2s_comm_format_t ;
/**
* @ brief I2S channel format type
*/
typedef enum {
I2S_CHANNEL_FMT_RIGHT_LEFT = 0x00 ,
I2S_CHANNEL_FMT_ALL_RIGHT ,
I2S_CHANNEL_FMT_ALL_LEFT ,
I2S_CHANNEL_FMT_ONLY_RIGHT ,
I2S_CHANNEL_FMT_ONLY_LEFT ,
} i2s_channel_fmt_t ;
/**
* @ brief PDM sample rate ratio , measured in Hz .
*
*/
typedef enum {
PDM_SAMPLE_RATE_RATIO_64 ,
PDM_SAMPLE_RATE_RATIO_128 ,
} pdm_sample_rate_ratio_t ;
/**
* @ brief PDM PCM convter enable / disable .
*
*/
typedef enum {
PDM_PCM_CONV_ENABLE ,
PDM_PCM_CONV_DISABLE ,
} pdm_pcm_conv_t ;
/**
* @ brief I2S Peripheral , 0 & 1.
*
*/
typedef enum {
I2S_NUM_0 = 0x0 , /*!< I2S 0*/
I2S_NUM_1 = 0x1 , /*!< I2S 1*/
I2S_NUM_MAX ,
} i2s_port_t ;
/**
* @ brief I2S Mode , defaut is I2S_MODE_MASTER | I2S_MODE_TX
*
2017-05-03 10:55:52 +00:00
* @ note PDM and built - in DAC functions are only supported on I2S0 for current ESP32 chip .
*
2016-12-29 09:29:14 +00:00
*/
typedef enum {
I2S_MODE_MASTER = 1 ,
I2S_MODE_SLAVE = 2 ,
I2S_MODE_TX = 4 ,
I2S_MODE_RX = 8 ,
2017-05-03 10:55:52 +00:00
I2S_MODE_DAC_BUILT_IN = 16 , /*!< Output I2S data to built-in DAC, no matter the data format is 16bit or 32 bit, the DAC module will only take the 8bits from MSB*/
2017-08-23 15:12:56 +00:00
I2S_MODE_ADC_BUILT_IN = 32 , /*!< Input I2S data from built-in ADC, each data can be 12-bit width at most*/
2017-05-03 10:55:52 +00:00
I2S_MODE_PDM = 64 ,
2016-12-29 09:29:14 +00:00
} i2s_mode_t ;
2017-08-16 08:31:11 +00:00
2016-12-29 09:29:14 +00:00
/**
* @ brief I2S configuration parameters for i2s_param_config function
*
*/
typedef struct {
i2s_mode_t mode ; /*!< I2S work mode*/
int sample_rate ; /*!< I2S sample rate*/
i2s_bits_per_sample_t bits_per_sample ; /*!< I2S bits per sample*/
i2s_channel_fmt_t channel_format ; /*!< I2S channel format */
i2s_comm_format_t communication_format ; /*!< I2S communication format */
int intr_alloc_flags ; /*!< Flags used to allocate the interrupt. One or multiple (ORred) ESP_INTR_FLAG_* values. See esp_intr_alloc.h for more info */
int dma_buf_count ; /*!< I2S DMA Buffer Count */
int dma_buf_len ; /*!< I2S DMA Buffer Length */
2018-02-16 06:50:45 +00:00
bool use_apll ; /*!< I2S using APLL as main I2S clock, enable it to get accurate clock */
2018-05-14 09:03:45 +00:00
bool tx_desc_auto_clear ; /*!< I2S auto clear tx descriptor if there is underflow condition (helps in avoiding noise in case of data unavailability) */
2018-02-16 06:50:45 +00:00
int fixed_mclk ; /*!< I2S using fixed MCLK output. If use_apll = true and fixed_mclk > 0, then the clock output for i2s is fixed and equal to the fixed_mclk value.*/
2016-12-29 09:29:14 +00:00
} i2s_config_t ;
/**
* @ brief I2S event types
*
*/
typedef enum {
I2S_EVENT_DMA_ERROR ,
I2S_EVENT_TX_DONE , /*!< I2S DMA finish sent 1 buffer*/
I2S_EVENT_RX_DONE , /*!< I2S DMA finish received 1 buffer*/
I2S_EVENT_MAX , /*!< I2S event max index*/
} i2s_event_type_t ;
2017-05-03 10:55:52 +00:00
/**
* @ brief I2S DAC mode for i2s_set_dac_mode .
*
* @ note PDM and built - in DAC functions are only supported on I2S0 for current ESP32 chip .
*/
typedef enum {
I2S_DAC_CHANNEL_DISABLE = 0 , /*!< Disable I2S built-in DAC signals*/
I2S_DAC_CHANNEL_RIGHT_EN = 1 , /*!< Enable I2S built-in DAC right channel, maps to DAC channel 1 on GPIO25*/
I2S_DAC_CHANNEL_LEFT_EN = 2 , /*!< Enable I2S built-in DAC left channel, maps to DAC channel 2 on GPIO26*/
I2S_DAC_CHANNEL_BOTH_EN = 0x3 , /*!< Enable both of the I2S built-in DAC channels.*/
I2S_DAC_CHANNEL_MAX = 0x4 , /*!< I2S built-in DAC mode max index*/
} i2s_dac_mode_t ;
2016-12-29 09:29:14 +00:00
/**
* @ brief Event structure used in I2S event queue
*
*/
typedef struct {
i2s_event_type_t type ; /*!< I2S event type */
size_t size ; /*!< I2S data size for I2S_DATA event*/
} i2s_event_t ;
2017-02-16 02:59:50 +00:00
# define I2S_PIN_NO_CHANGE (-1) /*!< Use in i2s_pin_config_t for pins which should not be changed */
2016-12-29 09:29:14 +00:00
/**
* @ brief I2S pin number for i2s_set_pin
*
*/
typedef struct {
int bck_io_num ; /*!< BCK in out pin*/
int ws_io_num ; /*!< WS in out pin*/
int data_out_num ; /*!< DATA out pin*/
int data_in_num ; /*!< DATA in pin*/
} i2s_pin_config_t ;
2018-11-27 06:10:33 +00:00
/**
* @ brief I2S PDM RX downsample mode
*/
typedef enum {
I2S_PDM_DSR_8S = 0 , /*!< downsampling number is 8 for PDM RX mode*/
I2S_PDM_DSR_16S , /*!< downsampling number is 16 for PDM RX mode*/
I2S_PDM_DSR_MAX ,
} i2s_pdm_dsr_t ;
2017-05-03 10:55:52 +00:00
2016-12-29 09:29:14 +00:00
typedef intr_handle_t i2s_isr_handle_t ;
/**
2017-02-16 02:59:50 +00:00
* @ brief Set I2S pin number
2016-12-29 09:29:14 +00:00
*
2017-02-16 02:59:50 +00:00
* @ note
* The I2S peripheral output signals can be connected to multiple GPIO pads .
* However , the I2S peripheral input signal can only be connected to one GPIO pad .
2016-12-29 09:29:14 +00:00
*
* @ param i2s_num I2S_NUM_0 or I2S_NUM_1
*
2017-02-16 02:59:50 +00:00
* @ param pin I2S Pin structure , or NULL to set 2 - channel 8 - bit internal DAC pin configuration ( GPIO25 & GPIO26 )
*
* Inside the pin configuration structure , set I2S_PIN_NO_CHANGE for any pin where
* the current configuration should not be changed .
2016-12-29 09:29:14 +00:00
*
2017-05-03 10:55:52 +00:00
* @ note if * pin is set as NULL , this function will initialize both of the built - in DAC channels by default .
* if you don ' t want this to happen and you want to initialize only one of the DAC channels , you can call i2s_set_dac_mode instead .
*
2016-12-29 09:29:14 +00:00
* @ return
2017-11-29 05:16:26 +00:00
* - ESP_OK Success
* - ESP_ERR_INVALID_ARG Parameter error
* - ESP_FAIL IO error
2016-12-29 09:29:14 +00:00
*/
esp_err_t i2s_set_pin ( i2s_port_t i2s_num , const i2s_pin_config_t * pin ) ;
2018-11-27 06:10:33 +00:00
/**
* @ brief Set PDM mode down - sample rate
* In PDM RX mode , there would be 2 rounds of downsample process in hardware .
* In the first downsample process , the sampling number can be 16 or 8.
* In the second downsample process , the sampling number is fixed as 8.
* So the clock frequency in PDM RX mode would be ( fpcm * 64 ) or ( fpcm * 128 ) accordingly .
* @ param i2s_num I2S_NUM_0 , I2S_NUM_1
* @ param dsr i2s RX down sample rate for PDM mode .
*
* @ note After calling this function , it would call i2s_set_clk inside to update the clock frequency .
* Please call this function after I2S driver has been initialized .
*
* @ return
* - ESP_OK Success
* - ESP_ERR_INVALID_ARG Parameter error
* - ESP_ERR_NO_MEM Out of memory
*/
esp_err_t i2s_set_pdm_rx_down_sample ( i2s_port_t i2s_num , i2s_pdm_dsr_t dsr ) ;
2017-05-03 10:55:52 +00:00
/**
* @ brief Set I2S dac mode , I2S built - in DAC is disabled by default
*
* @ param dac_mode DAC mode configurations - see i2s_dac_mode_t
*
* @ note Built - in DAC functions are only supported on I2S0 for current ESP32 chip .
* If either of the built - in DAC channel are enabled , the other one can not
* be used as RTC DAC function at the same time .
*
* @ return
2017-11-29 05:16:26 +00:00
* - ESP_OK Success
2017-05-03 10:55:52 +00:00
* - ESP_ERR_INVALID_ARG Parameter error
*/
esp_err_t i2s_set_dac_mode ( i2s_dac_mode_t dac_mode ) ;
2016-12-29 09:29:14 +00:00
/**
2017-02-16 02:59:50 +00:00
* @ brief Install and start I2S driver .
*
* @ param i2s_num I2S_NUM_0 , I2S_NUM_1
2016-12-29 09:29:14 +00:00
*
2017-02-16 02:59:50 +00:00
* @ param i2s_config I2S configurations - see i2s_config_t struct
2016-12-29 09:29:14 +00:00
*
2017-02-16 02:59:50 +00:00
* @ param queue_size I2S event queue size / depth .
2016-12-29 09:29:14 +00:00
*
2017-02-16 02:59:50 +00:00
* @ param i2s_queue I2S event queue handle , if set NULL , driver will not use an event queue .
2016-12-29 09:29:14 +00:00
*
2017-02-16 02:59:50 +00:00
* This function must be called before any I2S driver read / write operations .
2016-12-29 09:29:14 +00:00
*
* @ return
2017-11-29 05:16:26 +00:00
* - ESP_OK Success
* - ESP_ERR_INVALID_ARG Parameter error
* - ESP_ERR_NO_MEM Out of memory
2016-12-29 09:29:14 +00:00
*/
esp_err_t i2s_driver_install ( i2s_port_t i2s_num , const i2s_config_t * i2s_config , int queue_size , void * i2s_queue ) ;
/**
* @ brief Uninstall I2S driver .
*
* @ param i2s_num I2S_NUM_0 , I2S_NUM_1
*
* @ return
2017-11-29 05:16:26 +00:00
* - ESP_OK Success
* - ESP_ERR_INVALID_ARG Parameter error
2016-12-29 09:29:14 +00:00
*/
esp_err_t i2s_driver_uninstall ( i2s_port_t i2s_num ) ;
2018-04-11 11:37:31 +00:00
/**
* @ brief Write data to I2S DMA transmit buffer .
*
* @ param i2s_num I2S_NUM_0 , I2S_NUM_1
2016-12-29 09:29:14 +00:00
*
2018-04-11 11:37:31 +00:00
* @ param src Source address to write from
2017-02-16 02:59:50 +00:00
*
2018-04-11 11:37:31 +00:00
* @ param size Size of data in bytes
2016-12-29 09:29:14 +00:00
*
2018-04-11 11:37:31 +00:00
* @ param [ out ] bytes_written Number of bytes written , if timeout , the result will be less than the size passed in .
*
* @ param ticks_to_wait TX buffer wait timeout in RTOS ticks . If this
2017-02-16 02:59:50 +00:00
* many ticks pass without space becoming available in the DMA
* transmit buffer , then the function will return ( note that if the
* data is written to the DMA buffer in pieces , the overall operation
* may still take longer than this timeout . ) Pass portMAX_DELAY for no
* timeout .
2016-12-29 09:29:14 +00:00
*
2017-11-29 05:16:26 +00:00
* @ return
2018-04-11 11:37:31 +00:00
* - ESP_OK Success
* - ESP_ERR_INVALID_ARG Parameter error
2016-12-29 09:29:14 +00:00
*/
2018-04-11 11:37:31 +00:00
esp_err_t i2s_write ( i2s_port_t i2s_num , const void * src , size_t size , size_t * bytes_written , TickType_t ticks_to_wait ) ;
2016-12-29 09:29:14 +00:00
2017-11-29 05:16:26 +00:00
/**
* @ brief Write data to I2S DMA transmit buffer while expanding the number of bits per sample . For example , expanding 16 - bit PCM to 32 - bit PCM .
*
2018-04-11 11:37:31 +00:00
* @ param i2s_num I2S_NUM_0 , I2S_NUM_1
2017-11-29 05:16:26 +00:00
*
2018-04-11 11:37:31 +00:00
* @ param src Source address to write from
2017-11-29 05:16:26 +00:00
*
2018-04-11 11:37:31 +00:00
* @ param size Size of data in bytes
2017-11-29 05:16:26 +00:00
*
2018-04-11 11:37:31 +00:00
* @ param src_bits Source audio bit
2017-11-29 05:16:26 +00:00
*
2018-04-11 11:37:31 +00:00
* @ param aim_bits Bit wanted , no more than 32 , and must be greater than src_bits
2017-11-29 05:16:26 +00:00
*
2018-04-11 11:37:31 +00:00
* @ param [ out ] bytes_written Number of bytes written , if timeout , the result will be less than the size passed in .
*
* @ param ticks_to_wait TX buffer wait timeout in RTOS ticks . If this
2017-11-29 05:16:26 +00:00
* many ticks pass without space becoming available in the DMA
* transmit buffer , then the function will return ( note that if the
* data is written to the DMA buffer in pieces , the overall operation
* may still take longer than this timeout . ) Pass portMAX_DELAY for no
* timeout .
*
* Format of the data in source buffer is determined by the I2S
* configuration ( see i2s_config_t ) .
*
* @ return
2018-04-11 11:37:31 +00:00
* - ESP_OK Success
* - ESP_ERR_INVALID_ARG Parameter error
2017-11-29 05:16:26 +00:00
*/
2018-04-11 11:37:31 +00:00
esp_err_t i2s_write_expand ( i2s_port_t i2s_num , const void * src , size_t size , size_t src_bits , size_t aim_bits , size_t * bytes_written , TickType_t ticks_to_wait ) ;
2017-11-29 05:16:26 +00:00
2018-04-11 11:37:31 +00:00
/**
* @ brief Read data from I2S DMA receive buffer
*
* @ param i2s_num I2S_NUM_0 , I2S_NUM_1
2016-12-29 09:29:14 +00:00
*
2018-04-11 11:37:31 +00:00
* @ param dest Destination address to read into
2016-12-29 09:29:14 +00:00
*
2018-04-11 11:37:31 +00:00
* @ param size Size of data in bytes
*
* @ param [ out ] bytes_read Number of bytes read , if timeout , bytes read will be less than the size passed in .
*
* @ param ticks_to_wait RX buffer wait timeout in RTOS ticks . If this many ticks pass without bytes becoming available in the DMA receive buffer , then the function will return ( note that if data is read from the DMA buffer in pieces , the overall operation may still take longer than this timeout . ) Pass portMAX_DELAY for no timeout .
2016-12-29 09:29:14 +00:00
*
2017-12-08 12:07:19 +00:00
* @ note If the built - in ADC mode is enabled , we should call i2s_adc_start and i2s_adc_stop around the whole reading process ,
* to prevent the data getting corrupted .
2017-02-16 02:59:50 +00:00
*
2017-11-29 05:16:26 +00:00
* @ return
2018-04-11 11:37:31 +00:00
* - ESP_OK Success
* - ESP_ERR_INVALID_ARG Parameter error
2016-12-29 09:29:14 +00:00
*/
2018-04-11 11:37:31 +00:00
esp_err_t i2s_read ( i2s_port_t i2s_num , void * dest , size_t size , size_t * bytes_read , TickType_t ticks_to_wait ) ;
2016-12-29 09:29:14 +00:00
/**
2017-02-16 02:59:50 +00:00
* @ brief Set sample rate used for I2S RX and TX .
*
* The bit clock rate is determined by the sample rate and i2s_config_t configuration parameters ( number of channels , bits_per_sample ) .
*
* ` bit_clock = rate * ( number of channels ) * bits_per_sample `
2016-12-29 09:29:14 +00:00
*
* @ param i2s_num I2S_NUM_0 , I2S_NUM_1
*
2017-02-16 02:59:50 +00:00
* @ param rate I2S sample rate ( ex : 8000 , 44100. . . )
2016-12-29 09:29:14 +00:00
*
* @ return
2017-11-29 05:16:26 +00:00
* - ESP_OK Success
* - ESP_ERR_INVALID_ARG Parameter error
* - ESP_ERR_NO_MEM Out of memory
2016-12-29 09:29:14 +00:00
*/
esp_err_t i2s_set_sample_rates ( i2s_port_t i2s_num , uint32_t rate ) ;
/**
2017-02-16 02:59:50 +00:00
* @ brief Stop I2S driver
*
* Disables I2S TX / RX , until i2s_start ( ) is called .
2016-12-29 09:29:14 +00:00
*
* @ param i2s_num I2S_NUM_0 , I2S_NUM_1
*
2017-02-16 02:59:50 +00:00
* @ return
2017-11-29 05:16:26 +00:00
* - ESP_OK Success
* - ESP_ERR_INVALID_ARG Parameter error
2016-12-29 09:29:14 +00:00
*/
2017-02-16 02:59:50 +00:00
esp_err_t i2s_stop ( i2s_port_t i2s_num ) ;
2016-12-29 09:29:14 +00:00
/**
2017-02-16 02:59:50 +00:00
* @ brief Start I2S driver
*
* It is not necessary to call this function after i2s_driver_install ( ) ( it is started automatically ) , however it is necessary to call it after i2s_stop ( ) .
*
2016-12-29 09:29:14 +00:00
*
* @ param i2s_num I2S_NUM_0 , I2S_NUM_1
*
2017-02-16 02:59:50 +00:00
* @ return
2017-11-29 05:16:26 +00:00
* - ESP_OK Success
* - ESP_ERR_INVALID_ARG Parameter error
2016-12-29 09:29:14 +00:00
*/
2017-02-16 02:59:50 +00:00
esp_err_t i2s_start ( i2s_port_t i2s_num ) ;
2016-12-29 09:29:14 +00:00
/**
2017-02-16 02:59:50 +00:00
* @ brief Zero the contents of the TX DMA buffer .
*
* Pushes zero - byte samples into the TX DMA buffer , until it is full .
2016-12-29 09:29:14 +00:00
*
* @ param i2s_num I2S_NUM_0 , I2S_NUM_1
*
* @ return
2017-11-29 05:16:26 +00:00
* - ESP_OK Success
* - ESP_ERR_INVALID_ARG Parameter error
2016-12-29 09:29:14 +00:00
*/
esp_err_t i2s_zero_dma_buffer ( i2s_port_t i2s_num ) ;
2017-02-06 06:11:11 +00:00
/**
* @ brief Set clock & bit width used for I2S RX and TX .
2018-02-16 06:50:45 +00:00
*
2017-02-06 06:11:11 +00:00
* Similar to i2s_set_sample_rates ( ) , but also sets bit width .
*
* @ param i2s_num I2S_NUM_0 , I2S_NUM_1
*
* @ param rate I2S sample rate ( ex : 8000 , 44100. . . )
*
* @ param bits I2S bit width ( I2S_BITS_PER_SAMPLE_16BIT , I2S_BITS_PER_SAMPLE_24BIT , I2S_BITS_PER_SAMPLE_32BIT )
*
* @ param ch I2S channel , ( I2S_CHANNEL_MONO , I2S_CHANNEL_STEREO )
2018-02-16 06:50:45 +00:00
*
2017-02-06 06:11:11 +00:00
* @ return
2017-11-29 05:16:26 +00:00
* - ESP_OK Success
* - ESP_ERR_INVALID_ARG Parameter error
* - ESP_ERR_NO_MEM Out of memory
2017-02-06 06:11:11 +00:00
*/
esp_err_t i2s_set_clk ( i2s_port_t i2s_num , uint32_t rate , i2s_bits_per_sample_t bits , i2s_channel_t ch ) ;
2019-06-19 10:36:20 +00:00
/**
* @ brief get clock set on particular port number .
*
* @ param i2s_num I2S_NUM_0 , I2S_NUM_1
*
* @ return
* - actual clock set by i2s driver
*/
float i2s_get_clk ( i2s_port_t i2s_num ) ;
2017-08-23 15:12:56 +00:00
/**
* @ brief Set built - in ADC mode for I2S DMA , this function will initialize ADC pad ,
* and set ADC parameters .
2018-04-11 11:37:31 +00:00
* @ param adc_unit SAR ADC unit index
2017-08-23 15:12:56 +00:00
* @ param adc_channel ADC channel index
* @ return
2017-11-29 05:16:26 +00:00
* - ESP_OK Success
* - ESP_ERR_INVALID_ARG Parameter error
2017-08-23 15:12:56 +00:00
*/
esp_err_t i2s_set_adc_mode ( adc_unit_t adc_unit , adc1_channel_t adc_channel ) ;
2017-12-08 12:07:19 +00:00
/**
* @ brief Start to use I2S built - in ADC mode
* @ note This function would acquire the lock of ADC to prevent the data getting corrupted
* during the I2S peripheral is being used to do fully continuous ADC sampling .
*
* @ param i2s_num i2s port index
* @ return
2018-04-11 11:37:31 +00:00
* - ESP_OK Success
* - ESP_ERR_INVALID_ARG Parameter error
* - ESP_ERR_INVALID_STATE Driver state error
2017-12-08 12:07:19 +00:00
*/
esp_err_t i2s_adc_enable ( i2s_port_t i2s_num ) ;
/**
* @ brief Stop to use I2S built - in ADC mode
* @ param i2s_num i2s port index
* @ note This function would release the lock of ADC so that other tasks can use ADC .
* @ return
2018-04-11 11:37:31 +00:00
* - ESP_OK Success
* - ESP_ERR_INVALID_ARG Parameter error
* - ESP_ERR_INVALID_STATE Driver state error
2017-12-08 12:07:19 +00:00
*/
esp_err_t i2s_adc_disable ( i2s_port_t i2s_num ) ;
2016-12-29 09:29:14 +00:00
# ifdef __cplusplus
}
# endif
# endif /* _DRIVER_I2S_H_ */