301dacfb33
Configurable option to use IRAM as byte accessible memory (in single core mode) using load-store (non-word aligned and non-word size IRAM access specific) exception handlers. This allows to use IRAM for use-cases where certain performance penalty (upto 170 cpu cycles per load or store operation) is acceptable. Additional configuration option has been provided to redirect mbedTLS specific in-out content length buffers to IRAM (in single core mode), allows to save 20KB per TLS connection.
19 lines
523 B
Makefile
19 lines
523 B
Makefile
#
|
|
# Component Makefile
|
|
#
|
|
|
|
ifdef CONFIG_FREERTOS_DEBUG_OCDAWARE
|
|
COMPONENT_ADD_LDFLAGS += -Wl,--undefined=uxTopUsedPriority
|
|
endif
|
|
|
|
COMPONENT_ADD_INCLUDEDIRS := include xtensa/include
|
|
COMPONENT_PRIV_INCLUDEDIRS := include/freertos xtensa/include/freertos xtensa .
|
|
COMPONENT_SRCDIRS += xtensa
|
|
|
|
ifndef CONFIG_ESP32_IRAM_AS_8BIT_ACCESSIBLE_MEMORY
|
|
COMPONENT_OBJEXCLUDE := xtensa/xtensa_loadstore_handler.o
|
|
endif
|
|
|
|
tasks.o event_groups.o timers.o queue.o: CFLAGS += -D_ESP_FREERTOS_INTERNAL
|
|
COMPONENT_ADD_LDFRAGMENTS += linker.lf
|