301dacfb33
Configurable option to use IRAM as byte accessible memory (in single core mode) using load-store (non-word aligned and non-word size IRAM access specific) exception handlers. This allows to use IRAM for use-cases where certain performance penalty (upto 170 cpu cycles per load or store operation) is acceptable. Additional configuration option has been provided to redirect mbedTLS specific in-out content length buffers to IRAM (in single core mode), allows to save 20KB per TLS connection. |
||
---|---|---|
.. | ||
esp32 | ||
esp32s2 | ||
include | ||
esp_hardware.c | ||
esp_mem.c | ||
esp_sha.c | ||
esp_sha1.c | ||
esp_sha256.c | ||
esp_sha512.c | ||
esp_timing.c | ||
mbedtls_debug.c | ||
net_sockets.c |