cb98f5a814
1. Original register mapping for LAN8720 has some registers that doesn't exist/support. So just remove them, and fix the power and init function for LAN8720. 2. GPIO16 and GPIO17 is occupied by PSRAM, so only ETH_CLOCK_GPIO_IN mode is supported in that case if using PSRAM. 3. Fix bug of OTA failing with Ethernet 4. Fix bug of multicast with Ethernet 5. Fix potential memory leak
148 lines
5.3 KiB
C
148 lines
5.3 KiB
C
// Copyright 2015-2017 Espressif Systems (Shanghai) PTE LTD
|
|
//
|
|
// Licensed under the Apache License, Version 2.0 (the "License");
|
|
// you may not use this file except in compliance with the License.
|
|
// You may obtain a copy of the License at
|
|
|
|
// http://www.apache.org/licenses/LICENSE-2.0
|
|
//
|
|
// Unless required by applicable law or agreed to in writing, software
|
|
// distributed under the License is distributed on an "AS IS" BASIS,
|
|
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
// See the License for the specific language governing permissions and
|
|
// limitations under the License.
|
|
#include "esp_attr.h"
|
|
#include "esp_log.h"
|
|
#include "esp_eth.h"
|
|
|
|
#include "eth_phy/phy_lan8720.h"
|
|
#include "eth_phy/phy_reg.h"
|
|
|
|
/* Value of MII_PHY_IDENTIFIER_REGs for Microchip LAN8720
|
|
* (Except for bottom 4 bits of ID2, used for model revision)
|
|
*/
|
|
#define LAN8720_PHY_ID1 0x0007
|
|
#define LAN8720_PHY_ID2 0xc0f0
|
|
#define LAN8720_PHY_ID2_MASK 0xFFF0
|
|
|
|
/* LAN8720-specific registers */
|
|
|
|
#define PHY_SPECIAL_CONTROL_STATUS_REG (0x1f)
|
|
#define AUTO_NEGOTIATION_DONE BIT(12)
|
|
#define DUPLEX_INDICATION_FULL BIT(4)
|
|
#define SPEED_INDICATION_100T BIT(3)
|
|
#define SPEED_INDICATION_10T BIT(2)
|
|
#define SPEED_DUPLEX_INDICATION_10T_HALF 0x04
|
|
#define SPEED_DUPLEX_INDICATION_10T_FULL 0x14
|
|
#define SPEED_DUPLEX_INDICATION_100T_HALF 0x08
|
|
#define SPEED_DUPLEX_INDICATION_100T_FULL 0x18
|
|
|
|
static const char *TAG = "lan8720";
|
|
|
|
void phy_lan8720_check_phy_init(void)
|
|
{
|
|
phy_lan8720_dump_registers();
|
|
|
|
esp_eth_smi_wait_set(MII_BASIC_MODE_STATUS_REG, MII_AUTO_NEGOTIATION_COMPLETE, 0);
|
|
esp_eth_smi_wait_set(PHY_SPECIAL_CONTROL_STATUS_REG, AUTO_NEGOTIATION_DONE, 0);
|
|
}
|
|
|
|
eth_speed_mode_t phy_lan8720_get_speed_mode(void)
|
|
{
|
|
if (esp_eth_smi_read(PHY_SPECIAL_CONTROL_STATUS_REG) & SPEED_INDICATION_100T) {
|
|
ESP_LOGD(TAG, "phy_lan8720_get_speed_mode(100)");
|
|
return ETH_SPEED_MODE_100M;
|
|
} else {
|
|
ESP_LOGD(TAG, "phy_lan8720_get_speed_mode(10)");
|
|
return ETH_SPEED_MODE_10M;
|
|
}
|
|
}
|
|
|
|
eth_duplex_mode_t phy_lan8720_get_duplex_mode(void)
|
|
{
|
|
if (esp_eth_smi_read(PHY_SPECIAL_CONTROL_STATUS_REG) & DUPLEX_INDICATION_FULL) {
|
|
ESP_LOGD(TAG, "phy_lan8720_get_duplex_mode(FULL)");
|
|
return ETH_MODE_FULLDUPLEX;
|
|
} else {
|
|
ESP_LOGD(TAG, "phy_lan8720_get_duplex_mode(HALF)");
|
|
return ETH_MODE_HALFDUPLEX;
|
|
}
|
|
}
|
|
|
|
void phy_lan8720_power_enable(bool enable)
|
|
{
|
|
if (enable) {
|
|
uint32_t data = esp_eth_smi_read(MII_BASIC_MODE_CONTROL_REG);
|
|
data |= MII_AUTO_NEGOTIATION_ENABLE | MII_RESTART_AUTO_NEGOTIATION;
|
|
esp_eth_smi_write(MII_BASIC_MODE_CONTROL_REG, data);
|
|
// TODO: only enable if config.flow_ctrl_enable == true
|
|
phy_mii_enable_flow_ctrl();
|
|
}
|
|
}
|
|
|
|
esp_err_t phy_lan8720_init(void)
|
|
{
|
|
ESP_LOGD(TAG, "phy_lan8720_init()");
|
|
phy_lan8720_dump_registers();
|
|
|
|
esp_eth_smi_write(MII_BASIC_MODE_CONTROL_REG, MII_SOFTWARE_RESET);
|
|
|
|
esp_err_t res1, res2;
|
|
// Call esp_eth_smi_wait_value() with a timeout so it prints an error periodically
|
|
res1 = esp_eth_smi_wait_value(MII_PHY_IDENTIFIER_1_REG, LAN8720_PHY_ID1, UINT16_MAX, 1000);
|
|
res2 = esp_eth_smi_wait_value(MII_PHY_IDENTIFIER_2_REG, LAN8720_PHY_ID2, LAN8720_PHY_ID2_MASK, 1000);
|
|
|
|
uint32_t data = esp_eth_smi_read(MII_BASIC_MODE_CONTROL_REG);
|
|
data |= MII_AUTO_NEGOTIATION_ENABLE | MII_RESTART_AUTO_NEGOTIATION;
|
|
esp_eth_smi_write(MII_BASIC_MODE_CONTROL_REG, data);
|
|
|
|
ets_delay_us(300);
|
|
|
|
// TODO: only enable if config.flow_ctrl_enable == true
|
|
phy_mii_enable_flow_ctrl();
|
|
|
|
if (res1 == ESP_OK && res2 == ESP_OK) {
|
|
return ESP_OK;
|
|
} else {
|
|
return ESP_ERR_TIMEOUT;
|
|
}
|
|
}
|
|
|
|
const eth_config_t phy_lan8720_default_ethernet_config = {
|
|
// By default, the PHY address is 0 or 1 based on PHYAD0
|
|
// pin. Can also be overriden in software. See datasheet
|
|
// for defaults.
|
|
.phy_addr = 0,
|
|
.mac_mode = ETH_MODE_RMII,
|
|
.clock_mode = ETH_CLOCK_GPIO0_IN,
|
|
//Only FULLDUPLEX mode support flow ctrl now!
|
|
.flow_ctrl_enable = true,
|
|
.phy_init = phy_lan8720_init,
|
|
.phy_check_init = phy_lan8720_check_phy_init,
|
|
.phy_power_enable = phy_lan8720_power_enable,
|
|
.phy_check_link = phy_mii_check_link_status,
|
|
.phy_get_speed_mode = phy_lan8720_get_speed_mode,
|
|
.phy_get_duplex_mode = phy_lan8720_get_duplex_mode,
|
|
.phy_get_partner_pause_enable = phy_mii_get_partner_pause_enable,
|
|
.reset_timeout_ms = 1000
|
|
};
|
|
|
|
void phy_lan8720_dump_registers()
|
|
{
|
|
ESP_LOGD(TAG, "LAN8720 Registers:");
|
|
ESP_LOGD(TAG, "BCR 0x%04x", esp_eth_smi_read(0x0));
|
|
ESP_LOGD(TAG, "BSR 0x%04x", esp_eth_smi_read(0x1));
|
|
ESP_LOGD(TAG, "PHY1 0x%04x", esp_eth_smi_read(0x2));
|
|
ESP_LOGD(TAG, "PHY2 0x%04x", esp_eth_smi_read(0x3));
|
|
ESP_LOGD(TAG, "ANAR 0x%04x", esp_eth_smi_read(0x4));
|
|
ESP_LOGD(TAG, "ANLPAR 0x%04x", esp_eth_smi_read(0x5));
|
|
ESP_LOGD(TAG, "ANER 0x%04x", esp_eth_smi_read(0x6));
|
|
ESP_LOGD(TAG, "MCSR 0x%04x", esp_eth_smi_read(0x17));
|
|
ESP_LOGD(TAG, "SM 0x%04x", esp_eth_smi_read(0x18));
|
|
ESP_LOGD(TAG, "SECR 0x%04x", esp_eth_smi_read(0x26));
|
|
ESP_LOGD(TAG, "CSIR 0x%04x", esp_eth_smi_read(0x27));
|
|
ESP_LOGD(TAG, "ISR 0x%04x", esp_eth_smi_read(0x29));
|
|
ESP_LOGD(TAG, "IMR 0x%04x", esp_eth_smi_read(0x30));
|
|
ESP_LOGD(TAG, "PSCSR 0x%04x", esp_eth_smi_read(0x31));
|
|
}
|