1618dbc9a5
The fast path of CPU frequency switch function, used in DFS, was not waiting for the frequency switch to complete when switching from XTAL to PLL. This resulted in incorrect reads from peripherals on APB, where two consecutive reads could return the same value. For example, in esp_timer, read of FRC_COUNT_REG would return same value as the preceding read of FRC_ALARM_REG, causing time to jump by the value of FRC_ALARM_REG / apb_freq_mhz. |
||
---|---|---|
.. | ||
include/soc | ||
test | ||
cpu_util.c | ||
i2c_apll.h | ||
i2c_bbpll.h | ||
i2c_rtc_clk.h | ||
rtc_clk.c | ||
rtc_init.c | ||
rtc_pm.c | ||
rtc_sleep.c | ||
rtc_time.c | ||
soc_log.h | ||
soc_memory_layout.c |