component/bt: set non-zero initial value for bt sleep clock cycle to avoid div-by-zero error in function "btdm_us_2_lpcycles" when BT modem sleep is not enabled
This commit is contained in:
parent
e2cba84555
commit
2236449f47
1 changed files with 4 additions and 0 deletions
|
@ -1134,6 +1134,10 @@ esp_err_t esp_bt_controller_init(esp_bt_controller_config_t *cfg)
|
||||||
s_btdm_allow_light_sleep = false;
|
s_btdm_allow_light_sleep = false;
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
|
// set default sleep clock cycle and its fractional bits
|
||||||
|
btdm_lpcycle_us_frac = RTC_CLK_CAL_FRACT;
|
||||||
|
btdm_lpcycle_us = 2 << (btdm_lpcycle_us_frac);
|
||||||
|
|
||||||
#if CONFIG_BTDM_MODEM_SLEEP_MODE_ORIG
|
#if CONFIG_BTDM_MODEM_SLEEP_MODE_ORIG
|
||||||
|
|
||||||
btdm_lpclk_sel = BTDM_LPCLK_SEL_XTAL; // set default value
|
btdm_lpclk_sel = BTDM_LPCLK_SEL_XTAL; // set default value
|
||||||
|
|
Loading…
Reference in a new issue