2018-06-11 11:54:18 +00:00
|
|
|
menu "Driver configurations"
|
2018-03-07 07:04:43 +00:00
|
|
|
|
|
|
|
|
menu "ADC configuration"
|
|
|
|
|
|
|
|
|
|
config ADC_FORCE_XPD_FSM
|
|
|
|
|
bool "Use the FSM to control ADC power"
|
|
|
|
|
default n
|
|
|
|
|
help
|
2018-08-20 10:30:40 +00:00
|
|
|
ADC power can be controlled by the FSM instead of software. This allows the ADC to
|
|
|
|
|
be shut off when it is not working leading to lower power consumption. However
|
2018-03-07 07:04:43 +00:00
|
|
|
using the FSM control ADC power will increase the noise of ADC.
|
|
|
|
|
|
2018-01-24 10:46:34 +00:00
|
|
|
config ADC2_DISABLE_DAC
|
|
|
|
|
bool "Disable DAC when ADC2 is used on GPIO 25 and 26"
|
|
|
|
|
default y
|
|
|
|
|
help
|
|
|
|
|
If this is set, the ADC2 driver will disables the output of the DAC corresponding to the specified channel. This is the default value.
|
|
|
|
|
|
|
|
|
|
For testing, disable this option so that we can measure the output of DAC by internal ADC.
|
|
|
|
|
|
2018-03-07 07:04:43 +00:00
|
|
|
endmenu # ADC Configuration
|
|
|
|
|
|
2018-08-20 10:30:40 +00:00
|
|
|
menu "SPI configuration"
|
2018-03-07 07:04:43 +00:00
|
|
|
|
2018-06-11 11:54:18 +00:00
|
|
|
config SPI_MASTER_IN_IRAM
|
|
|
|
|
bool "Place transmitting functions of SPI master into IRAM"
|
|
|
|
|
default n
|
|
|
|
|
select SPI_MASTER_ISR_IN_IRAM
|
|
|
|
|
help
|
|
|
|
|
Normally only the ISR of SPI master is placed in the IRAM, so that it
|
|
|
|
|
can work without the flash when interrupt is triggered.
|
|
|
|
|
For other functions, there's some possibility that the flash cache
|
|
|
|
|
miss when running inside and out of SPI functions, which may increase
|
|
|
|
|
the interval of SPI transactions.
|
|
|
|
|
Enable this to put ``queue_trans``, ``get_trans_result`` and
|
|
|
|
|
``transmit`` functions into the IRAM to avoid possible cache miss.
|
|
|
|
|
|
|
|
|
|
During unit test, this is enabled to measure the ideal case of api.
|
|
|
|
|
|
|
|
|
|
config SPI_MASTER_ISR_IN_IRAM
|
|
|
|
|
bool "Place SPI master ISR function into IRAM"
|
|
|
|
|
default y
|
|
|
|
|
help
|
|
|
|
|
Place the SPI master ISR in to IRAM to avoid possibly cache miss, or
|
|
|
|
|
being disabled during flash writing access.
|
|
|
|
|
|
2018-08-20 10:30:40 +00:00
|
|
|
config SPI_SLAVE_IN_IRAM
|
|
|
|
|
bool "Place transmitting functions of SPI slave into IRAM"
|
|
|
|
|
default n
|
|
|
|
|
select SPI_SLAVE_ISR_IN_IRAM
|
|
|
|
|
help
|
|
|
|
|
Normally only the ISR of SPI slave is placed in the IRAM, so that it
|
|
|
|
|
can work without the flash when interrupt is triggered.
|
|
|
|
|
For other functions, there's some possibility that the flash cache
|
|
|
|
|
miss when running inside and out of SPI functions, which may increase
|
|
|
|
|
the interval of SPI transactions.
|
|
|
|
|
Enable this to put ``queue_trans``, ``get_trans_result`` and
|
|
|
|
|
``transmit`` functions into the IRAM to avoid possible cache miss.
|
|
|
|
|
|
|
|
|
|
config SPI_SLAVE_ISR_IN_IRAM
|
|
|
|
|
bool "Place SPI slave ISR function into IRAM"
|
|
|
|
|
default y
|
|
|
|
|
help
|
|
|
|
|
Place the SPI slave ISR in to IRAM to avoid possibly cache miss, or
|
|
|
|
|
being disabled during flash writing access.
|
|
|
|
|
|
|
|
|
|
endmenu # SPI Configuration
|
2018-06-11 11:54:18 +00:00
|
|
|
|
|
|
|
|
endmenu # Driver configurations
|
