Crash_Override/FreeDATA
1
0
Fork 0
mirror of https://github.com/DJ2LS/FreeDATA synced 2024-05-14 08:04:33 +00:00
Code Issues Projects Releases Packages Wiki Activity
1049 commits 13 branches 131 tags 69 MiB
Commit graph

1049 commits

This branch
This branch
All branches
Author SHA1 Message Date
DJ2LS
4805ad318e
Update README.md 2021-02-16 17:08:41 +01:00
DJ2LS
bd659f168f
Update README.md 2021-02-16 16:55:25 +01:00
DJ2LS
f789925b50
Merge pull request #24 from DJ2LS/ARQv2 
ARQv2
 2021-02-16 16:49:06 +01:00
DJ2LS
829692a13d
cleanup 2021-02-16 14:36:26 +01:00
DJ2LS
4e3d2cc158
cleanup & optimized data/cmd socket 2021-02-16 14:36:01 +01:00
DJ2LS
a5d0e6e608
switch to sock file 2021-02-16 14:24:36 +01:00
DJ2LS
1969349b50
code cleanup 2021-02-16 14:23:57 +01:00
DJ2LS
129e0c0645
improved single frame transmission 
solved timing issues
 2021-02-15 16:33:43 +01:00
DJ2LS
81cbb427e7
erase frame buffer if first frame 
prevent a buffer issue if a transmission is stuck and we receive a new data frame
 2021-02-10 21:30:46 +01:00
DJ2LS
63628f56d3
improved logging 
now with colors and timestamps...
 2021-02-10 19:43:59 +01:00
DJ2LS
75027330d0
Delete static.py 2021-02-10 15:05:47 +01:00
DJ2LS
6ad66452c7
Delete modem.py 2021-02-10 15:05:41 +01:00
DJ2LS
d81d1e49e5
Delete arq.py 2021-02-10 15:05:35 +01:00
DJ2LS
c709f8b604
improved states 2021-02-10 15:05:21 +01:00
DJ2LS
be7bc9744f
improved states 2021-02-10 15:05:03 +01:00
DJ2LS
cebaf469db
improved helpers 2021-02-10 15:04:18 +01:00
DJ2LS
91114d0db2
improved state and timing 2021-02-09 14:27:36 +01:00
DJ2LS
0a8ea24112
improved RPT 
Now working, but still timing issues and stuck in sync
 2021-02-09 12:35:24 +01:00
DJ2LS
6adf7db483
bleeding edge ARQ RPT 
no working, but with tooo much debugging output
furthermore the frame ACK is not working correctly on the TX side
 2021-02-08 21:25:22 +01:00
DJ2LS
eb7f98e2e1
RPT FRAME 
first bleeding edge attempt
not completed yet
 2021-02-08 19:00:12 +01:00
DJ2LS
06cb35276e
removed burst crc 
the burst CRC is not needed, because we only receive frames with correct CRC. So its more important to create a correct ARQ algorithm. The 2byte CRC has been removed bei 2 x CRC8 for DX call sign and own callsign
 2021-02-08 16:33:11 +01:00
DJ2LS
53b7188187
Merge pull request #17 from DJ2LS/ARQ 
Dynamic ARQ v1
 2021-02-08 16:06:55 +01:00
DJ2LS
2fd8f5f6f7
support for large data 2021-02-06 17:55:14 +01:00
DJ2LS
9cf0008da6
updated logging and stuck in sync detection 2021-02-06 15:11:42 +01:00
DJ2LS
6f770d1d69
improved data frame processing 2021-02-05 14:40:32 +01:00
DJ2LS
b9f2f1874f
improved logging and statistics 2021-02-04 17:51:01 +01:00
DJ2LS
51398382f7
code cleanup and bug fixes 2021-02-04 15:25:15 +01:00
DJ2LS
b52081866f
improved RX 2021-02-01 21:46:33 +01:00
DJ2LS
95674ebca7
Update modem.py 2021-01-30 17:48:25 +01:00
DJ2LS
e71902b7ae
removed frame rate conversion 2021-01-30 17:40:03 +01:00
DJ2LS
63e96ea156
removed frame rate conversion 2021-01-30 17:25:24 +01:00
DJ2LS
2bfa53354d
added timing tests 2021-01-21 21:00:21 +01:00
DJ2LS
0dbe03669d
added ARQ ACK TX function 2021-01-21 08:33:45 +01:00
DJ2LS
e1f64e7512
Delete test directory 2021-01-20 23:45:07 +01:00
DJ2LS
66cf834bed
transmit nonblocking 2021-01-20 23:42:45 +01:00
DJ2LS
678d32cdcc
complete ARQ redesign 2021-01-20 22:51:14 +01:00
DJ2LS
401c2f4d8f
Update arq.py 2021-01-20 15:03:42 +01:00
DJ2LS
afde181609
introduced ARQ_STATE 2021-01-20 14:31:28 +01:00
DJ2LS
a425812dad
Add files via upload 2021-01-17 12:53:44 +01:00
DJ2LS
2be28cafb1
own function to send arqburst from TX_BUFFER 
done without practical tests. just thinking..... uff
 2021-01-16 20:43:10 +01:00
DJ2LS
8c4e0fee83
Merge branch 'dev' into ARQ 2021-01-16 15:08:12 +01:00
DJ2LS
fbb1f1289c
code cleanup 2021-01-16 15:04:24 +01:00
DJ2LS
fa49e90c9b
added preamble transmission 2021-01-16 14:29:49 +01:00
DJ2LS
a316126725
added preamble transmission 2021-01-16 14:28:47 +01:00
DJ2LS
37fe2e024c
Rename install_socket_tnc.sh to install_jate.sh 2021-01-16 09:29:17 +01:00
DJ2LS
0c1179211a
updated new repository name 2021-01-16 09:28:37 +01:00
DJ2LS
f15e7dc3b5
Changed project name 2021-01-15 08:57:56 +01:00
DJ2LS
930b46dacd
Changed project name 2021-01-15 08:57:32 +01:00
DJ2LS
e32f6b3c3f
Update README.md 2021-01-15 08:56:54 +01:00
DJ2LS
c665a40c9e
Changed project name 2021-01-15 08:56:24 +01:00